

DECEMBER 9-10 BRIEFINGS

# Jack-in-the-Cache: a new code injection technique through modifying X86-to-ARM translation cache Ko Nakagawa @ FFRI Security, Inc.

Hiromitsu Oshiba @ FFRI Security, Inc.



**@BLACKHATEVENTS** 



### About us

### Ko Nakagawa

- Security researcher at FFRI Security, Inc.
  - https://github.com/kohnakagawa
  - https://linkedin.com/in/koh-nakagawa

### Hiromitsu Oshiba

- Research director at FFRI Security, Inc.
  - https://github.com/0x75960
  - https://linkedin.com/in/hiromitsu-oshiba-072576ab











# Agenda

- Introduction to Windows 10 on ARM
- Binary translation cache file
- New code injection technique
- Use-cases
- Conclusion





### **ARM-based laptops**

### Windows 10 on ARM



### Surface Pro X

**\* \* \* \* \*** 33


Edge to edge 2-in-1 laptop with connected, Surface Pro X combi Surface Pro X Keyboard sold sep

Bundle and save with the Surfa Includes your choice of Surface Microsoft Complete 2-year externation BUILD YOUR BUNDLE >

https://www.microsoft.com/en-us/p/surface-pro-x/8vdnrp2m6hhc?activetab=overview



### macOS on ARM-based Apple Silicon



**Power consumption** Lower is better




Desktops		



# Difficulty in transition from Intel to ARM

We cannot use existing software for Intel on ARM-based laptops







# **Solutions**

### Windows 10 on ARM


- x86 Win32 emulation
  - JIT binary translation

# macOS Big Sur

- Rosetta 2
  - binary translation at install time
  - JIT binary translation

### X86 Win32 emulation – internals

- Kernel, drivers, and all inbox programs run native (ARM code)
- x86 programs are emulated using custom emulator from Microsoft
- Emulation relies on WOW (windows on windows)
- WOW used for x86 on x64
- Compiled Hybrid PE (CHPE) DLLs are x86 DLLs with ARM64 code within them



https://channel9.msdn.com/Events/Build/2017/P4171



**Fast performance Translated at install time** Transparent to user



# **Dynamic translation for JITs**






# Hmm? Binary translation? It seems to be very slow.

### Solution in Windows 10 on ARM

x86 emulation works by compiling blocks of x86 instructions into ARM64 instructions with optimizations to improve performance. A service caches these translated blocks of code to reduce the overhead of instruction **translation** and allow for optimization when the code runs again.

https://docs.microsoft.com/en-us/windows/uwp/porting/apps-on-arm-x86-emulation

# Translated blocks of code are cached as a file





**@BLACKHATEVENTS** 



# X86-To-ARM64 (XTA) cache file

- Reduces much of JIT binary translation overhead
- JIT binary translation is not performed when the translation result exists in an XTA cache file
- $\Rightarrow$  Improves the performance of x86 emulation



**@BLACKHATEVENT** 



# x86 emulation internals

- Three components of x86 emulation
- xtajit.dll
  - x86 emulator DLL loaded by WOW64 layer
- xtac.exe
  - Compiler that creates/modifies XTA cache files
- XtaCache.exe
  - Service managing XTA cache files
  - It creates/modifies XTA cache files by running xtac.exe

### Related work: Cylance Research team blog

Teardown: Windows 10 on ARM - x86 Emulation RESEARCH & INTELLIGENCE / 09.17.19 / Cylance Research Team




x86 instructions below

ink of x86 instructions? Or an entire x86 binary? Windows 10 for exam

### https://blogs.blackberry.com/en/2019/09/tea rdown-windows-10-on-arm-x86-emulation








### x86 process memory








### x86 process memory








### x86 process memory






**#BHEU @BLACKHATEVENTS** 

### x86 process memory

### 3. map to memory







@BLACKHATEVENTS


### x86 process memory

### 3. map to memory





### Where are XTA cache files?



By default, full permission is granted only to XtaCache.exe However, it can be changed with admin-equivalent privilege

~ č	<b>,</b>	Search
-----	----------	--------





### Name of XTA cache file (SysWOW64¥explorer.exe)

- EXPLORER.EXE.70AAEAA9BDA2D87C1CB0B92DF35C4E36.2FAF48 A985E3B301168A25089DA110C0.mp.1.jc
- Name of x86 exe or dll ("explorer.exe" in this case)
- Hash value determined by file content
- Hash value determined by file path
- Number of updates of this XTA cache file
  - xtac.exe updates an XTA cache file during/after emulation to add newly translated blocks of code (explained later)



**@BLACKHATEVENT** 



### How does XtaCache.exe search XTA cache files?

	<b>2</b> /
XtaCache.exe	1400 🗟 CreateFile
XtaCache.exe	1400 🗟 QueryDirectory
XtaCache.exe	1400 🗟 QueryDirectory
XtaCache.exe	1400 🗟 CreateFile
• V/- C	1 400 🖾 Classe

C:¥Windows¥XtaCache	SUCCESS	Desire
C:¥Windows¥XtaCache¥EXPLORER.EXE.70AAEAA9BDA2D87C1	CB0B92DF35C4E36.2FAF	48A985E
C:¥Windows¥XtaCache	NO MORE FILES	
C:¥Windows¥XtaCache¥EXPLORER.EXE.70AAEAA9BDA2D87	SUCCESS	Desire
	CUCCECC	

EXPLORER.EXE.70AAEAA9BDA2D87C1CB0B92DF35C4E36.2FAF48A985E3B301168A25089DA110C0.mj

Searches cache files by file name • file content • file path

• Number of updates is specified as wildcard

Uses cache file whose number of updates is largest

• Does not use the cache files whose number of updates is smaller - These files are removed later


### ed Access: Read Data/List Directory, Sy ;E3B301168A25089DA110C0.mp.\*.jc 🗅

ed Access: Read Data/List Directory, Ex





# **Structure of XTA cache file**



Header holding offsets to the following blocks

Code for (1) bridging between XTA cache and xtajit.dll, (2) address lookup operation, and so on

Translated ARM64 code

Repeated for the number of updates

**Address pairs** 



Address pairs holding the relation between the RVAs of x86 app and the offsets of translated code


NT path name of x86 app



**@BLACKHATEVENTS** 



### **Structure of XTA cache file**




typedef struct r\_bin\_xtac\_header\_t { ut32 magic; ut32 version; ut32 is\_updated; ut32 ptr\_to\_addr\_pairs; ut32 num\_of\_addr\_pairs; ut32 ptr\_to\_mod\_name; ut32 size\_of\_mod\_name; ut32 ptr\_to\_nt\_pname; ut32 size\_of\_nt\_pname; ut32 ptr\_to\_head\_blck\_stub; ut32 ptr\_to\_tail\_blck\_stub; ut32 size\_of\_blck\_stub\_code; ut32 ptr\_to\_xtac\_linked\_list\_head; ut32 ptr\_to\_xtac\_linked\_list\_tail; ut16 mod\_name[1]; RBinXtacHeader;





### **Structure of XTA cache file**



**Address pairs** 

NT path name

Translated code exists without obfuscation and encryption





**@BLACKHATEVENTS** 



# ARM64 general-purpose register during emulationARM64 x86Translated ARM64Original x86

<b>x86</b>
есх
edx
eip
esi
edi
ebx
eax
esp
ebp

<b>Translated ARM64</b>
<pre>str w29, [x28, -4]!</pre>
mov w29, w28
movz w 27, 0x1
mov w28, w29
ldr w29, [x28], 4

### Context is restored/saved to Wow64Context structure

	XREF[3]:
ldr	<pre>x15,[sp, #pWow64Context]</pre>
stp	w20,w19,[x15, #0x9c]
stp	w21,w1,[x15, #0xa4]
stp	w0,w27,[x15, #0xac]
stp	w29,w9,[x15, #0xb4]
str	w28,[x15, #0xc4]

Orig	ina
push	ı et
mov	ebp
mov	ea>
mov	esp
рор	ebp

	······································
71	pWow64Context->E
72	pWow64Context->E
73	pWow64Context->E
74	pWow64Context->E
75	pWow64Context->E
 76	pWow64Context->E
77	pWow64Context->E
78	pWow64Context->E
79	pWow64Context->E



op o, esp x, 1 o, ebp

Edi = w20; Esi = w19; Ebx = w21; Edx = w1; Ecx = (DWORD)w0; Eax = w27; Ebp = w29; Eip = w9; Esp = w28;



### xtac.exe updates XTA cache file to add newly translated code

- The previous translation result is copied to the new cache file
- to reduce the amount of binary translation by xtac
- But small patches are applied to the previous translation result

See appendix for more details




**@BLACKHATEVENT** 



### **Before update**

### After update





### Header

### **Translated code**

### **BLCK Stub**

### NT path name



### **Prevention of XTA cache file update**

typedef struct r\_bin\_xtac\_header\_t {

- ut32 magic;
- ut32 version;
- ut32 is\_updated;
- ut32 ptr\_to\_addr\_pairs;
- ut32 num\_of\_addr\_pairs;
- ut32 ptr\_to\_mod\_name;
- ut32 size\_of\_mod\_name;
- ut32 ptr\_to\_nt\_pname;
- ut32 size\_of\_nt\_pname;
- ut32 ptr\_to\_head\_blck\_stub;
- ut32 ptr\_to\_tail\_blck\_stub;
- ut32 size\_of\_blck\_stub\_code;
- ut32 ptr\_to\_xtac\_linked\_list\_head;
- ut32 ptr\_to\_xtac\_linked\_list\_tail;
- ut16 mod\_name[1];

RBinXtacHeader;

xtac.exe uses this member for getting the positions to be patched.

Assigning an invalid value (e.g., 0xfffffff) to this member crashes xtac.exe and prevents the update.

Note: this change does not affect the cache file loading and execution of x86 app by xtajit





# Quick recap: XTA cache file

- It contains translated ARM64 code
- Without obfuscation and encryption
- During emulation, it is mapped to the memory

### It is updated during/after emulation

- But this update can be prevented by modifying file header
- Although file header is modified, xtajit.dll can load this cache file



### eader is cache file



- **Quick recap: XTA cache file** 
  - It contains translated ARM64 code
  - Without obfuscation and encryption
  - During emulation, it is mapped to the memory
  - It is updated during emulation • But this update can be prevented
  - Although file header is modified, x

str w29, [x28, -4]! mov w29, w28 movz w27, 0x1mov w28, w29 ldr w29, [x28], 4








- Quick recap: XTA cache file
  - It contains translated ARM64 code
  - Without obfuscation and encryption
  - During emulation, it is mapped to the memory

### It is updated during emulation

What happens if the XTA cache file is modified?

Although file header is modified, xtajit.dll can load this







Cache file directory

ACCESSCHK.EXE.95...mp.1.jc

X86\_APP.EXE.983D...mp.1.jc



### XtaCache.exe


xtajit.dll x86\_app.exe












x86\_app.exe xtajit.dll












### 3. map to memory

### x86 process memory

@BLACKHATEVENTS








### 3. map to memory

### x86 process memory

**@BLACKHATEVENTS** 





#BHEU @BLACKHATEVENTS

### x86 process memory



# What happens when the XTA cache file is modified?

- Code in the XTA cache file is executed even though modified
- because the integrity of XTA cache file is not checked
- No limitation for the embeddable content (size or encoding)
- An attacker can embed shellcode in the cache file and run it through emulation
  - But there are some limitations to callable APIs for shellcode (next slide)

We name this code injection XTA cache hijacking





# **Limitations of callable APIs**

Some native APIs of DLLs in System32 are not callable

• E.g., GDI, Winsock, ...

APIs of WOW64 layers are (of course) callable



**@BLACKHATEVENTS** 



# Features of XTA cache hijacking

- Three features of XTA cache hijacking
- Difficulty in detecting
- Difficulty in root cause analysis
- Persistence





# **Difficulty in detecting**

- Accesses to the target process are not needed
- Code injection is performed without:
  - acquisition of the target process handle
  - suspicious API calls






# **Difficulty in root cause analysis**

Cannot determine the root cause by examining the x86 app

• Since the executed code is in the XTA cache file, there are no suspicious indicators in the x86 app







# **Difficulty in root cause analysis (contd.)**

- If any breakpoint is set to the x86 app, the XTA cache file of x86 app is not used during emulation
- Therefore, analysts cannot see the suspicious behaviors when setting any breakpoint by debugger
- This anti-debugging feature makes analysis difficult



**@BLACKHATEVENT** 



## Persistence

- Code injection is persisted even after OS restart
- Code injection is automatically performed when the same x86 EXE or DLL runs again
- Updates of cache files can be prevented by modifying header - An attacker can achieve persistence by preventing cache file update



**@BLACKHATEVENT** 



## **Positions in MITRE ATT&CK**

### ATT&CK Matrix for Enterprise

				layouts 👻	show sub-techn	iques hide sub-techn	iques		
Initial Access	Execution	Persistence	Privilege Escalation	Defense Evasion	Credential Access	Discovery	Lateral Movement	Collection	Command an Control
9 techniques	10 techniques	18 techniques	12 techniques	34 techniques	14 techniques	24 techniques	9 techniques	16 techniques	16 techniques
Drive-by Compromise	Command and Scripting Interpreter (7)	Account Manipulation (4)	Abuse Elevation Control Mechanism (4)	Abuse Elevation Control Mechanism (4)	Brute Force (4)	Account Discovery (4)	Exploitation of Remote Services	Archive Collected	Application Laye
Exploit Public-Facing	Scripting interpreter (7)	Manipulation (4)	Mechanism (4)	Mechanism (4)	Password	Local Account	Remote Services	Data <sub>(3)</sub>	Protocol (4)
Application			Setuid and Setgid	Setuid and Setgid	Guessing		Internal	Archive via Utility	Web Protocols
	AppleScript	Service Principal			Password	Domain Account	Spearphishing Lateral Tool Transfer		
External Remote Services		Credentials	Bypass User Access Control	Bypass User Access Control		Email Account		Archive via Library	File Transfer Protocols
Services		real and read	Control	Control	Clacking		Lateral 1001 Halister	And the other operations	FIOLOCOIS





### and

### Exfiltration

### ayer s

Automated Exfiltration Data Transfer Size Limits Exfiltration Over Alternative Protocol (3)

9 techniques

### Impact

13 techniques

Account Access Removal

Data Destruction

Data Encrypted for Impact

### https://attack.mitre.org/



### Persistence

Persistence	<b>Privilege Escalation</b>	Defense Evasion	Cre
XTA Cache Hijacking		XTA Cache Hijacking	

Used as a persistence method

• Can hide malicious shellcode in XTA cache file








## **Defense Evasion**

Persistence	<b>Privilege Escalation</b>	Defense Evasion	Cre
XTA Cache Hijacking		XTA Cache Hijacking	

Used to mask malicious code

• Can run malicious code as a legitimate process







### **Credential Access**

Persistence	<b>Privilege Escalation</b>	<b>Defense Evasion</b>	Cre	
XTA Cache Hijacking		XTA Cache Hijacking		

Used as a credential access method

- Can inject API hooking code into XTA cache files of DLLs that are used in a browser
  - Steal credentials / modify web pages





### **XTA Cache** Hijacking

**@BLACKHATEVENTS** 




# You might think that...

Hmm? XTA cache hijacking seems to be similar to other conventional code injection techniques.

What makes XTA cache hijacking so special? Why is it so interesting?







### **Ko -> Hiromitsu**





# It's a new technique

- targets new OS and its technology (Win10 ARM, xtajit) -
- has persistence
- makes investigations difficult

## **Good.** But.. that's all?



**@BLACKHATEVENT** 



## **Remind that..**

It is realized by modifying cache of translation result • They are **ARM64 machine codes** 

We can change the behavior of x86 processes w/o any modifications to x86 instructions!



**@BLACKHATEVENTS** 



# What's happening?

- **ARM64 CPUs cannot execute x86 instructions directly** • unlike x86-64 CPUs
- x86 instructions are only referenced when translating
- If already cache exist, they are not referenced

## The instructions in the cache take precedence

• Even if the behavior of the cache and the original are different.



**@BLACKHATEVENT** 



# Side effect: Invisible Execution There are no changes for x86 instructions on memory

## **Execution of payloads is invisible to x86 layer**

### The execution state on ARM64 layer is invisible to x86 layer

- Even if you follow the execution with debugger, you can see unmodified x86 instructions only





## demo





## **Use-case: Invisible API Hook**

## We can detect hooks with checking the beginning of API

 commonly used method modifies the instruction at beginning of the function

### We can avoid the detection and the tracing for hooks!

• by applying our method to CHPE DLLs





## **CHPE DLLs**

### bridge DLLs between x86 and ARM64

• used in x86 processes on Win10 ARM

## **Exist for some DLLs frequently used by applications** • e.g., kernel32.dll, user32.dll, ntdll.dll

### Have x86 stubs for each API

Of course, caches are generated for these x86 instructions




**@BLACKHATEVENT** 



### Bonus

## Find out path executed from the existence of the cache

No execution, no cache







### Bonus

## Find out path executed from the existence of the cache

- Non-invasive coverage measurement
  - E.g., fuzzing? (see <u>appendix</u> for more details)
- Incident Response
  - E.g., Investigate what the RAT did without a communications log

Tool for this will also be available!





# Conclusion

- New code injection technique for Windows10 on ARM
- exploits the cache in x86 to ARM64 JIT Translation
- has a unique side effect and some benefits





# Advices

- For one developing similar system
- Ensure the integrity of cache
  - This technique requires privilege escalation, but still worth

### **Everyone**

- Be Aware of the threat
  - It will be difficult to find out on first sight if one don't know about this



**@BLACKHATEVENT** 



# PoC code and some analysis tools are available at

- Some tools to manipulate XTA cache files
  - https://github.com/FFRI/XtaTools
- Analysis tool for XTA cache files
  - https://github.com/FFRI/radare2





## Thank you!

Any questions and comments to

- Twitter DM: @FFRI\_Research
- •e-mail: <a href="mailto:research-feedback@ffri.jp">research-feedback@ffri.jp</a>







# Acknowledgements

Thank my colleagues for giving some helpful comments on this material.





# Appendix





### **Structure of XTA cache file**





### **XTA cache file header and its members**

```
// NOTE: Here "pointer" means RVA from the image base of the cache file
typedef struct r_bin_xtac_header_t {
                                       // signature (always "XTAC")
       ut32 magic;
                                       // version of XTAC
       ut32 version;
                                       // cache file is updated (1) or not (0)
       ut32 is updated;
       ut32 ptr_to_addr_pairs;
                                       // pointer to x86 to arm address pairs
       ut32 num_of_addr_pairs; // number of address pairs
       ut32 ptr_to_mod_name;
                              // pointer to module name
       ut32 size_of_mod_name; // size of module name (in bytes)
                             // pointer to NT path name
       ut32 ptr_to_nt_pname;
       ut32 size_of_nt_pname;
                               // size of NT path name (in bytes)
       ut32 ptr_to_head_blck_stub; // pointer to head BLCK stub
       ut32 ptr_to_tail_blck_stub; // pointer to tail BLCK stub
       ut32 size_of_stub_code;
                                     // size of BLCK stub code (not including BLCK stub header)
       ut32 ptr_to_xtac_linked_list_head; // pointer to the head of linked list for updating
                                       // xtac.exe uses this for accessing the location to be corrected
       ut32 ptr_to_xtac_linked_list_tail; // pointer to the tail of linked list for updating
       ut16 mod_name[1];
                                       // module name
 RBinXtacHeader:
```





### **Example:**


XTA cache file of SystemRoot¥SysChpe32¥kernelbase.dll

file name:

KERNELBASE.DLL.152D9019D54A662A18EC7A673ECB130F.DB966B70C90268F5B3A 22AF2FFD62FB9.mp.3.jc










### Magic (always XTAC)

### Module name of x86 app

### NT path name of x86 app






### The number of updates is 3


**@BLACKHATEVENTS** 





### **Cache file is updated or not** (1: updated, 0: not-updated)





### **Cache file is updated or not** (1: updated, 0: not-updated)



### Relation among three BLCK Stub #1, #2, and #3

00 01	02 (	03 04	<u>05 06</u>	07 08	<u>-09-0A</u>	. OB OC	OD OE	0F	0123456789ABCDEF	
									L.L <u>BLCK</u> 霾	Pointe
CO 00	40	79 F9	FF F	17 EO	00 40	79 F7	FF FF	1/	9.0y0y	
										<b>BLCK</b>
42 40	43 .	4B 44	EA 00	I 00 <mark>A</mark> 8	B3 01	00 00	00 00	00	<u>BLCK</u> D/ウ	
BF 39			-03 <b>\</b> F	D6 00						
		· - · —							.@yጶ.@y	Offset
									ിന്ന് പ്രവിശന്ത്രം പ്രതിപ്പിട്ടും പ്രതിപ്പിട്ടും പ്രതിപ്പിട്ടും പ്രതിപ്പിട്ടും പ്രതിപ്പിട്ടും പ്രതിപ്പിട്ടും പ	
20 01	40	79 F3	$F \vdash F \vdash$	· <b>\</b> / 4	01 40	/9 F1	FF FF	1/	.@y@.@y	(relati
										code's
01 00	00	00 00	00 00	00 42	' 4C 43	4B 20	AC 00	00	BLCK v	
00 00	00	00 00	00 00	00 BF	39 03	D5 C0	03 5F	D6		
00 00	40	79 FD	FF FF	17 20	00 40	79 FB	FF FF	17	@y@y	
CO 00	40	79 F9	FF FF	5 17 EO	00 40	179 F7	FF FF	17	々.@y@y	
	50 C9 00 00 C0 00 42 4C 3F 39 20 00 20 01 20 01 01 00 00 00 00 00	4C 00 4C 50 C9 00 00 00 40 C0 00 40 C0 00 40 3F 39 03 20 00 40 E0 00 40 20 01 40 01 00 00 00 00 00 00 00 40	4C       00       4C       00       00         50       C9       00       00       00         00       00       40       79       FD         C0       00       40       79       F9         42       4C       43       4B       44         3F       39       03       D5       C0         20       00       40       79       FB         20       00       40       79       F3         01       00       00       00       00       00         01       00       00       00       00       00         01       00       00       00       00       00         00       00       00       00       00       00         00       00       00       00       00       00	4C       00       4C       00       00       00       00       00         50       C9       00       00       00       00       00       00       00         00       00       40       79       FD       FF       FF         C0       00       40       79       F9       FF       FF         C0       00       40       79       F9       FF       FF         C0       00       40       79       F9       FF       FF         42       4C       43       4B       44       FA       00         BF       39       03       D5       C0       03       NF         20       00       40       79       FB       FF       FF         20       00       40       79       F3       FF       FF         20       01       40       79       F3       FF       FF         01       00       00       00       00       00       00       00       00         00       00       00       00       00       00       00       00       00       00       00 <th>4C       00       4C       00       <td< th=""><th>4C       00       4C       00       00       00       00       00       00       42       4C       43         50       C9       00       00       00       00       00       00       00       8F       39       03         00       00       40       79       FD       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       00       40         A2       4C       43       4B       44       FA       00       00       A8       B3       01         BF       39       03       D5       C0       03       NF       D6       00       00       40         20       00       40       79       F7       FF       FF       17       40       01       40         20       01</th><th>4C       00       4C       00       00       00       00       00       00       42       4C       43       4B       F8         50       C9       00       00       00       00       00       00       00       BF       39       03       D5       C6         00       00       40       79       FD       FF       FF       17       20       06       40       79       FB         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7         42       4C       43       4B       44       FA       00       00       A8       B3       01       00       00         42       4C       43       4B       44       FA       00       00       A8       B3       01       00</th><th>4C       00       4C       00       00       00       00       00       42       4C       43       4B       F8       C8       00         50       C9       00       00       00       00       00       00       00       BF       39       03       D5       C0       03       5F         00       00       40       79       FD       FF       FF       17       20       96       40       79       FB       FF       FF         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7       FF       FF         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7       FF       FF         C1       00       40       79       F9       FF       FF       17       C0       00       40       79       F5       FF       FF       20       01       40       79       F5       FF       FF       20       01       40       79       F1       FF       FF       20       01</th><th>4C       00       4C       00       <td< th=""><th>4C 00 4C 00 00 00 00 00 42 4C 43 4B F8 C8 00 00       L.LBLCK電         50 C3 00 00 00 00 00 00 BF 39 03 D5 26 03 5F D6       P/</th></td<></th></td<></th>	4C       00       4C       00 <td< th=""><th>4C       00       4C       00       00       00       00       00       00       42       4C       43         50       C9       00       00       00       00       00       00       00       8F       39       03         00       00       40       79       FD       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       00       40         A2       4C       43       4B       44       FA       00       00       A8       B3       01         BF       39       03       D5       C0       03       NF       D6       00       00       40         20       00       40       79       F7       FF       FF       17       40       01       40         20       01</th><th>4C       00       4C       00       00       00       00       00       00       42       4C       43       4B       F8         50       C9       00       00       00       00       00       00       00       BF       39       03       D5       C6         00       00       40       79       FD       FF       FF       17       20       06       40       79       FB         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7         42       4C       43       4B       44       FA       00       00       A8       B3       01       00       00         42       4C       43       4B       44       FA       00       00       A8       B3       01       00</th><th>4C       00       4C       00       00       00       00       00       42       4C       43       4B       F8       C8       00         50       C9       00       00       00       00       00       00       00       BF       39       03       D5       C0       03       5F         00       00       40       79       FD       FF       FF       17       20       96       40       79       FB       FF       FF         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7       FF       FF         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7       FF       FF         C1       00       40       79       F9       FF       FF       17       C0       00       40       79       F5       FF       FF       20       01       40       79       F5       FF       FF       20       01       40       79       F1       FF       FF       20       01</th><th>4C       00       4C       00       <td< th=""><th>4C 00 4C 00 00 00 00 00 42 4C 43 4B F8 C8 00 00       L.LBLCK電         50 C3 00 00 00 00 00 00 BF 39 03 D5 26 03 5F D6       P/</th></td<></th></td<>	4C       00       4C       00       00       00       00       00       00       42       4C       43         50       C9       00       00       00       00       00       00       00       8F       39       03         00       00       40       79       FD       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       96       40         C0       00       40       79       F9       FF       FF       17       20       00       40         A2       4C       43       4B       44       FA       00       00       A8       B3       01         BF       39       03       D5       C0       03       NF       D6       00       00       40         20       00       40       79       F7       FF       FF       17       40       01       40         20       01	4C       00       4C       00       00       00       00       00       00       42       4C       43       4B       F8         50       C9       00       00       00       00       00       00       00       BF       39       03       D5       C6         00       00       40       79       FD       FF       FF       17       20       06       40       79       FB         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7         42       4C       43       4B       44       FA       00       00       A8       B3       01       00       00         42       4C       43       4B       44       FA       00       00       A8       B3       01       00	4C       00       4C       00       00       00       00       00       42       4C       43       4B       F8       C8       00         50       C9       00       00       00       00       00       00       00       BF       39       03       D5       C0       03       5F         00       00       40       79       FD       FF       FF       17       20       96       40       79       FB       FF       FF         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7       FF       FF         C0       00       40       79       F9       FF       FF       17       E0       00       40       79       F7       FF       FF         C1       00       40       79       F9       FF       FF       17       C0       00       40       79       F5       FF       FF       20       01       40       79       F5       FF       FF       20       01       40       79       F1       FF       FF       20       01	4C       00       4C       00 <td< th=""><th>4C 00 4C 00 00 00 00 00 42 4C 43 4B F8 C8 00 00       L.LBLCK電         50 C3 00 00 00 00 00 00 BF 39 03 D5 26 03 5F D6       P/</th></td<>	4C 00 4C 00 00 00 00 00 42 4C 43 4B F8 C8 00 00       L.LBLCK電         50 C3 00 00 00 00 00 00 BF 39 03 D5 26 03 5F D6       P/



### er to next entry

### **Stub code**

### t to next entry ive to BLCK Stub 's start address)



### **CHPE DLL**





# **Compiled-Hybrid-PE (CHPE) DLL**

looks as if x86 PE file, but **contains x86 and ARM64 code** [1, 2]

• Small subset of DLLs frequently used by applications

Exported APIs contain x86 jump stubs to ARM64 function bodies


- JIT translation is performed only for these x86 stubs
  - It reduces the amount of JIT binary translation



**@BLACKHATEVENTS** 



### Example: MessageBoxA @ SystemRoot¥SysChpe32¥user32.dll



				norton
<b>x86</b>		MessageB		portec
69e03db0	8b ff	neobugeo	MOV	EDI
69e03db2	55		PUSH	EBP
69e03db3	8b ec		MOV	EBP
69e03db5	5d		POP	EBP
69e03db6	90		NOP	
69e03db7	e9 c4	7b 0d 00	JMP	#Me
Гира	tion			
ARM6		body	#MessageBox	A@16
<b>ARM6</b> 69edb980	<b>4</b> e8 02 0	0 f0	adrp	x8,
<b>ARM6</b> 69edb980 69edb984	<b>4</b> e8 02 0 08 69 4	0 f0 f b9	adrp ldr	x8, w8,
<b>ARM6</b> 69edb980 69edb984 69edb988	<b>4</b> e8 02 0 08 69 4 28 02 0	0 f0 f b9 0 34	adrp ldr cbz	x8 w8 w8
<b>ARM6</b> 69edb980 69edb984 69edb988 69edb98c	4 e8 02 0 08 69 4 28 02 0 48 1b 4	0 f0 f b9 0 34 0 b9	adrp ldr cbz ldr	x8, w8, w8, w8,
<b>ARM6</b> 69edb980 69edb984 69edb988 69edb98c 69edb990	4 e8 02 0 08 69 4 28 02 0 48 1b 4 09 03 0	0 f0 f b9 0 34 0 b9 0 90	adrp ldr cbz ldr adrp	x8 w8 w8 w8 w8
<b>ARM6</b> 69edb980 69edb984 69edb988 69edb98c	4 e8 02 0 08 69 4 28 02 0 48 1b 4	0 f0 f b9 0 34 0 b9 0 90 5 11	adrp ldr cbz ldr	x8, w8, w8, w8,



### **.dll** d function

- I,EDI P P,ESP
- p

essageBoxA@16

### jumps to body

,0x69f3a000
,[x8, #0xf68]=>gfEMIEnable
,LAB\_69edb9cc
,[x26, #0x18]
,0x69f3b000
1,w9,#0x550
2,[x8, #0x24]



### Example: MessageBoxA @ SystemRoot¥SysChpe32¥user32.dll

	MessageB	DXA		
69e03db0	8b ff	MOV	EDI, EDI	
69e03db2	55	PUSH	EBP	XT
69e03db3	8b ec	MOV	EBP, ESP	
69e03db5	5d	POP	EBP	cont
69e03db6	90	NOP		tran
69e03db7	e9 c4 7b 0d 00	JMP	#MessageBoxA@16	ci arii
				Ot Ot
		V	tac eve translates this code	

<pre>FxAdvcl0 0%</pre>	255 USER32. ĐLL.	3762FE91071D23DA8720F34E3667	A5AB.31468294266C99Đ8935B35F6F76A0ĐF7
; x86.0040			
0x0000b1c8	9dcf1fb8	str w29, [x28, -4]!	
0x0000b1cc	fd031c <mark>2a</mark>	mov w29, w28	
0x0000b1d0	9d4740b8	ldr w29, [x28], 4	
0x0000b1d4	295d4311	add w9, w9, 0xd7, lsl 12	
0x0000b1d8	29412f11	add w9, w9, 0xbd0	; calculate address of #MessageBo
0x0000b1dc	23fbff97	<b>bl</b> 0x9e68	
0x0000b1e0	20021fd6	br x17	

### TA cache file tains only the slation result jump stubs

.mp.1.jc

loxA@16




# **API Hooking through modifying jump stubs**

We show an example of *invisible API hooking* through modifying MessageBoxA's jump stub





## API Hooking through modifying the jump stub code





# Х

Hooooooked!!!!!!



KHATEVENTS



# **API Hooking example is included in** https://github.com/FFRI/XtaTools/tree/main/example





# **Small patches applied during XTA cache file update**







# **Update feature of XTA cache files**

xtac.exe updates XTA cache files to add newly-translated result

Previous translation result is copied to new cache file

• to reduce the amount of binary translation by xtac.exe

Before copying, small patches are applied to previous result



# nslated result file



# Update feature of XTA cache files

xtac.exe updates XTA cache files to add newly-translated result

Previous translation result is copied to new cache file

• to reduce the amount of binary translation by xtac.exe

Before copying, small patches are applied to previous result

What are these patches?



# nslated result file



- calls different function depending on the number of arguments
- assuming that func0, func1, and func2 are not inlined by the compiler optimization

We can get three different cache files by changing the number of arguments

C:¥>Branch	xtac makes BRANCH.EXE.*.*.mp.1.jc	<pre>func0(); } else if (argc</pre>
C:¥>Branch 0 0 func1		<pre>func2(argc) } else { func1();</pre>
C:¥>Branch O number is 2		} }



#### MessageBoxW(NULL, L"func0", L"func0", MB\_OK);

printf("number is %d\n", i);

#### int main(int argc, char\* argv[]) {

== 2) {

#include <stdio.h>

void func0() {

void func1() {

puts("func1");

if (argc == 1) {

void func2(int i) {

#include <windows.h>



- calls different function depending on the number of arguments
- assuming that func0, func1, and func2 are not inlined by the compiler optimization

We can get three different cache files by changing the number of arguments

C:¥>Branch	xtac makes BRANCH.EXE.*.*.mp.1.jc	<pre>func0(); } else if (argc == func2(argc);</pre>
C:¥>Branch 0 0 func1	xtac updates the cache file and makes	
C:¥>Branch O number is 2		} }



#include <stdio.h>

void func0() {

void func1() {

puts("func1");

if (argc == 1) {

void func2(int i) {

#include <windows.h>

#### MessageBoxW(NULL, L"func0", L"func0", MB\_OK);

printf("number is %d\n", i);

int main(int argc, char\* argv[]) {

2) {

.mp.2.jc



- calls different function depending on the number of arguments
- assuming that func0, func1, and func2 are not inlined by the compiler optimization

We can get three different cache files by changing the number of arguments

C:¥>Branch	xtac makes BRANCH.EXE.*.*.mp.1.jc	<pre>func0(); } else if (argc ==</pre>
C:¥>Branch 0 0 func1	xtac updates the cache file and makes	func2(argc): BRANCH.EXE.*.*
C:¥>Branch <u>0</u> number is 2	xtac updates the cache file and makes	BRANCH.EXE.*.*

**#BHEU @BLACKHATEVENTS** 

# \*.mp.2.jc \*.mp.3.jc

## = 2) {

## int main(int argc, char\* argv[]) {

printf("number is %d\n", i);

## %d\n" i).

#include <stdio.h>

void func0() {

void func1() {

puts("func1");

if (argc == 1) {


void func2(int i) {

#include <windows.h>

## MessageBoxW(NULL, L"func0", L"func0", MB\_OK);








# Difference between two XTA cache files

[xAdvc]0 0%	255 BRANCH.EXE.B	4DA06B11F6FC8D0BA6DB64	429826FF51.4F509Ð1C25724F05EF5E
0x0000a630	620b0071	subs w2, w27, 2	
0x0000a634	a1010054	b.ne 0xa668	; argc is 2 or not
0x0000a638	e0031b2a	mov w0, w27	; if argc == 2
0x0000a63c	26810011	add w6, w9, 0x20	
0x0000a640	86cf1fb8	<pre>str w6, [x28, -4]!</pre>	
0x0000a644	29410051	sub w9, w9, 0x10	; next eip is set to
0x0000a648	06fe <mark>ff</mark> 97	bl fcn.00009e60 📜	;[1]
0x0000a64c	<mark>20</mark> 021fd6	br x17 🤳	iumana ta tha IIT tranalat
0x0000a650	370000b0	adrp x23, 0xf000	jumps to the JIT translat
[xAdvc]0 0%	165 BRANCH.EXE.B	4DA06B11F6FC8D0BA6DB6	429826FF51.4F509Ð1C25724F05EF5
0x0000a630	620b0071	<mark>subs</mark> w2, w27, 2	
			• •

**bláčk hať** 

0x0000a630	620b0071	subs w2, w27, 2
0x0000a634	a1010054	b.ne 0xa668 ; argc is 2 or not
0x0000a638	e0031b <mark>2a</mark>	mov w0, w27 ; if argc == 2
0x0000a63c	<b>26810011</b>	add w6, w9, 0x20
0x0000a640	86cf1fb8	str w6, [x28, -4]!
0x0000a644	2941 <mark>0</mark> 051	<pre>sub w9, w9, 0x10 ; next eip is set to</pre>
0x0000a648	ce247db3	bfi x14, x6, 3, 0xa
0x0000a64c	<mark>2f</mark> a91510	adr x15, sym.x86.004010a0 ; 0x35b70
0x0000a650	c63d0029	<pre>stp w6, w15, [x14] ldr x15, [sp, 0xb08] jumps to the translation</pre>
0x0000a654	ef87 <mark>45</mark> f9	ldr x15, [sp, 0xb08] Jumps to the translation
0x0000a658	<mark>2f</mark> a415b4	<pre>cbz x15, sym.x86.00401070 , goto func2 transla</pre>
0x0000a65c	f1fe <mark>ff</mark> 17	b 0xa220



# result of cache file

# Difference between two XTA cache files

[xAdvc]0 0% 255	BRANCH.EXE.	B4ĐA06B11F6FC8Đ0BA6ĐB6429	826FF51.4F509Ð1C25724F05EF5E
0x0000a630	620b0071	subs w2, w27, 2	
0x0000a634	a1010054	b.ne 0xa668	; argc is 2 or not
0x0000a638	e0031b <mark>2a</mark>	mov w0, w27	; if argc == 2
0x0000a63c	26810011	add w6, w9, 0x20	
0x0000a640	86cf1fb8	<mark>str</mark> w6, [x28, -4]!	
0x0000a644	29410051	<u>sub w9, w9, 0x10</u>	; next eip is set to
0x0000a648	06fe <mark>ff</mark> 97	bl fcn.00009e60	;[1]
0x0000a64c	<mark>20</mark> 021fd6	br x17	
0x0000a650	370000b0	adrp x23, 0xf000	

**bláčk hať** 

[xAdvc]0 0%	165 BRANCH.EXE.E	34ÐA06B11F6FC8Ð0BA6ÐB64298	326FF51.4F509D1C25724F05EF5E
0x0000a630	620b0071	subs w2, w27, 2	
0x0000a634	a1010054	b.ne 0xa668	; argc ja 2 on not
0x0000a638	e0031b <mark>2a</mark>	mov w0, w27	; if ar Small patc
0x0000a63c	<b>26</b> 810011	add w6, w9, 0x20	xtac.exe af
0x0000a640	86cf1fb8	<pre>str w6, [x28, -4]!</pre>	xtat.exe al
0x0000a644	29410051	sub w9, w9, 0x10	; next eip is set to
0x0000a648	ce247db3	bfi x14, x6, 3, 0xa	
0x0000a64c	<mark>2f</mark> a91510	adr x15, sym.x86.00401	10a0 ; 0.35b70
0x0000a650	c63d0029	stp w6, w15, [x14]	
0x0000a654	ef87 <mark>45</mark> f9	ldr x15, [sp, 0xb08]	; [0xb08:4]=0x7940001
0x0000a658	<mark>2f</mark> a415b4	cbz x15, sym.x86.00401	1070 ; goto func2 transla
0x0000a65c	f1fe <mark>ff</mark> 17	<u>b 0xa220</u>	

#### 5BÐE17331477F4.mp.2.jc

#### 0x401070 (func2)

#### BDE17331477F4.mp.3.jc

## ch is applied by fter the update 0 0x401070 (func2)

0<mark>1b</mark> ation result



# What is this patch for?

- BRANCH.EXE.\*.\*.mp.3.jc contains translation result of func2, but BRANCH.\*.\*.mp.2.jc does not contain translation result of func2
- because translation result of func2 is added after the update of BRANCH.\*.\*.mp.2.jc
- When using BRANCH.EXE.\*.\*.mp.2.jc ...
- should jump to the JIT translation result on heap when calling func2 When using BRANCH.EXE.\*.\*.mp.3.jc ...
- can directly jump to the translation result of XTA cache file when calling func2
- This patch changes the jump to func2 from ...
- JIT translation result on heap -> translation result of XTA cache file





# What is this patch for?

- BRANCH.EXE.\*.\*.mp.3.jc contains translation result of func2, but BRANCH.\*.\*.mp.2.jc does not contain translation result of func2
- because translation result of func2 is added after the update of BRANCH.\*.\*.mp.2.jc
- When using BRANCH.EXE.\*.\*.mp.2.jc ...
- should jump to the JIT translation result on heap when calling func2
- can directly jump to the translation
- This patch changes the jump to func2 from ...
- JIT translation result on heap -> translation result of XTA cache file






# How does xtac.exe get the positions to be patched?

XTA cache file header has the member to access the positions to be patched

- These positions are stored as a linked list (we are calling it **XTAC linked list**)
- The linked list can be accessed by the following cache file header members





# ned? 5 to be patche ced list) der members



# **XTAC linked list**

	2 00 00 38 00 00 0 0 00 00 50 00 00 0 3 00 00 EC B3 02 0	0 38 DA 01 00 B0 A4 00 00	0123456789ABCDEF XTACクエ. o80ネ. nP8レ~、. Pヲ・.B.R.A.N. C.HE.X.E
[xAdvc]0 0% 2	55 BRANCH.EXE.E	4ÐA06B11F6FC8Ð0BA6ÐB642	9826FF51.4F509Ð1C25724F05EF5E
0x0000a630	620b0071	<mark>subs</mark> w2, w27, 2	
0x0000a634	a1010054	b.ne 0xa668	; argc is 2 or not
0x0000a638	e0031b2a	mov w0, w27	; if argc == 2
0x0000a63c	26810011	add w6, w9, 0x20	
0x0000a640	86cf1fb8	str w6, [x28, -4]!	
0x0000a644	29410051	sub w9, w9, 0x10	; next eip is set to
0x0000a648	06fe <mark>ff</mark> 97	<b>bl</b> 0x9e60	;[1]
0x0000a64c	20021fd6	br x17	
0x0000a650	370000b0	Eirct ontru	of VTAC linked list
0x0000a654	70100000		of XTAC linked list
0x0000a658	a0100000	Array of 32bit in	teger (its length is 3 or 2)
		Ν	lote: above disassembly is the



## <sup>.</sup> to inked list head

## 5BÐE17331477F4.mp.2.jc

## 0x401070 (func2)

## same as previous one



# Member of XTAC linked list entry

[xAdvc]0 0%	255 BRANCH.EXE.	B4ÐA06B11F6FC8Ð0BA6ÐB642	9826FF51.4F509Ð1C25724F05EF5B
0x0000a630	620b0071	subs w2, w27, 2	
0x0000a634	a1010054	b.ne 0xa668	; argc is 2 or not
0x0000a638	e0031b <mark>2a</mark>	mov w0, w27	; if argc == 2
0x0000a63c	26810011	add w6, w9, 0x20	
0x0000a640	86cf1fb8	str w6, [x28, -4]!	
0x0000a644	29410051	sub w9, w9, 0x10	; next eip is set to
0x0000a648	06fe <mark>ff</mark> 97	bl 0x9e60	(0, 101070)
0x0000a64c	20021fd6	br x17	unc2 (0x401070)
0x0000a650	370000b0	adrp x23, <mark>0</mark> xf000	
0x0000a654	70100000		
0x0000a658	a0100000	First entry of XTAC	linked list
	As uint32	2 array	lote: above disassembly is the s

b0000037: Meta data (see next slide) and quarter of offset to the next entry **00001070**: x86 RVA of jump address (containing RVA of func2 in this case) **000010a0**: x86 RVA of return address (containing RVA of return address of this call site)




#### BDE17331477F4.mp.2.jc

#### 0x401070 (func2)

#### same as previous one



# Member of XTAC linked list entry (contd.)



If the meta data is 0x<sup>1</sup>, it contains only jump address (no return address)

[xAdvc]0 0% 255 BRANCH.EXE.B4	DA06B11F6FC8D0BA6DB642	9826FF51.4F509Ð1C25724F05EF5B
0x0000a724 d1fdff97	<mark>bl</mark> 0x9e68	
0x0000a728 _20021fd6	br v17	
0x0000a72c 79000010	Meta data is 0x1, a	nd it only contains x86 RVA
0x0000a730 <b>3713</b> 0000		value is 0x1337 in this case
0x0000a734 a07935d4	<b>`</b>	
	It does not cor	ntain x86 RVA of return add

## BÐE17331477F4.mp.2.jc] A of jump se) dress

# Offset to the next entry of linked list

xAdvc]0 0% 255 BRANCH.EXE.B4ĐA06B11F6FC8Đ0BA6ĐB6429826FF51.4F509Đ1C25724F05E	F 58
x0000a630 620b0071 subs w2, w27, 2	
x 0 0 0 0 a 6 3 4 a 10 10 0 5 4	
Each entry has quarter of offset to the	ne
x0000a63c 26810011 Each optry of VTAC liplood list can be a	
Each entry of XTAC linked list can be entry of XTAC linked list ca	ПU
v0000a644 29410051 using this offset value.	
x0000a648 06feff97 06feff97	
x0000a64c <u>20021fd6 br x17</u>	
b00000000 370000b0 b0000037: Meta data and quarter of offso	et '
x0000a654 70100000	
x0000a658 a0100000 invalid	
xAdvc]0 0% 255 BRANCH.EXE.B4DA06P1 current offset + 4 * 0x37	
x0000a724 d1fdff97 bl 0 current onset + 4 0.57	
x0000a728 20021fd6 br x17	
x0000a72c 79000010 10000079: Meta data and quarter of offs	ot
x0000a730 37130000 110 110 110 110 110 110 110 110 1	CL
x0000a734 a07935d4 brk 0xabcd	
xAdvc]0 0% 255 BRANCH.EXE.B40 06P1 current offset + 1 * 0v79	
xAdvcj0 0% 255 BRANCH.EXE.B40A069 x0000a908 58fdff97 bl 0x current offset + 4 * 0x79	
x0000a90c <u>20021fd6</u> br x17	
x0000a910 4a000030 adr x10, 0xa919	
x0000a914 db170000 invalid	
x0000a918 68110000 invalid	

**bláčk hať** 

2020

## BDE17331477F4.mp.2.jc

## ext entry. umerated unc2)

## to the next entry

## 7331477F4.mp.2.jc]

## to the next entry

## 7331477F4.mp.2.jc]



# **Technical details of XTA cache hijacking**







# Notes about injectable payload of XTA cache hijacking

There are no restrictions of:

- size of code
- encoding of code

Both x86 and ARM64 code can be injected!

• x86 shellcode can be executed by calling thread creation function (such as CreateThread and NtCreateThread)



**@BLACKHATEVENT** 



# Notes about building shellcode for XTA cache hijacking

Pay special attentions about Windows API calls

- Windows API calls through emulation layer is preferred
  - Function call through emulation layer unlikely causes program crashes
  - Function call that is performed **not through emulation layer** causes program crashes in some cases (this limitation has already been noted <u>here</u>. APIs of GDI or Winsock are not callable.)



**@BLACKHATEVENTS** 



# Steps to call Windows API through emulation layer

- 1. push function arguments to stack (x86 calling convention)
- 2. push x86 return address to stack (lr register is not used!)
- 3. get x86 Windows API address through accessing IAT (or PEB)
- 4. set program counter (<u>w9 register during emulation</u>) to Windows API address
- 5. call API through <u>a specific function in BLCK stub</u> (see next slide)



# ention) sed!) T (or PEB) to Windows



# **Example of Windows API call through emulation layer**

Cache file of this sample program (show only translation result of func0)

[xAdvc]0 0%	255 BRANCH.EXE.B4	ÐA06B11F6FC8Ð0BA6ÐB6429826FF	51.4F509D1C25724F05EF5BDE1733
; COĐE XREF	from sym.x86.0040	1080 @ 0xa61c	
6.00401040 (	);		
0x0000a550	9fcf1fb8	str wzr, [x28, -4]!	; func0 calling MessageBoxA
0x0000a554	26594011	add w6, w9, 0x16, lsl 12	
0x0000a558	c6201211	add w6, w6, 0x488	Set function arg
0x0000a55c	86cf1fb8	str w6, [x28, -4]!	function argu
0x0000a560	26594011	add w6, w9, 0x16, lsl 12	ranction arga
0x0000a564	c6201211	add w6, w6, 0x488	
0x0000a568	86cf1fb8	str w6, [x28, -4]!	Access IAT and
0x0000a56c	9fcf1fb8	str wzr, [x28, -4]!	MessageBoxA a
0x0000a570	26510011	add w6, w9, 0x14	<b>3</b>
0x0000a574	28414011	add w8, w9, 0x10, lsl 12	<ul> <li>push return add</li> </ul>
0x0000a578	07cd50b9	ldr w7, [x8, 0x10cc]	; [0x10cc:4]=0x17fffbe5
0x0000a57c	86cf1fb8	str w6, [x28, -4]! 🚽	Set program cour
0x0000a580	e90307 <mark>2a</mark>	<u>mov w9, w7</u>	
0x0000a584	ce247db3	bfi x14, x6, 3, 0xa	MessageBoxA ac
0x0000a588	8f010010	adr x15, sym.x86.00401054	; 0xa5b8
0x0000a58c	c63d0029	<u>stp w6, w15, [x14]</u>	Call MassageBoyA
0x0000a590	34fe <mark>ff</mark> 97	bl fcn.00009e60	Call MessageBoxA
0x0000a594	<mark>20</mark> 021fd6	br x17	the function in



# **n layer**

#### 331477F4.mp.3.jc

#### хA

## guments (push four uments to stack)

d get x86 address Idress

unter to Iddress

## A function through in BLCK stub

ENTS



# Some code injection examples are included in ... https://github.com/FFRI/XtaTools/tree/main/example

# We also have provided tools to support for building shellcode in the above repository





# **Code coverage measurement using XTA cache file**







# **Code coverage can be obtained by examining XTA cache file** because XTA cache file holds x86 RVA addresses that executed

explained in <u>this slide</u>

Before demonstrating this, we will explain what kind of instruction ends the binary translation unit



**@BLACKHATEVENT** 



# **Binary translation unit**

x86 code is translated for each code block

- Branch instructions, such as call and ret, end one code block
- However, there are some exceptions:
  - In some case, jmp instructions do not end the code block
  - Some instructions such as x87 instructions and software interrupt instructions end the code block




**@BLACKHATEVENT** 



Example

## x86 code of <u>example program</u>



## ---- end of translation unit

"call" and "ret" end translation unit
"jnz" does not end translation unit in this example

# **Translated ARM64 code**

[xAdvc]0 (	9% 160	BRANCH.EXE	.B4ĐA06
; x86.00	9401080	):	
0x0000a5e8	3	9dcf1fb8	st
0x0000a5ed		fd031c <mark>2a</mark>	mc
0x0000a5f0	9	bb0b <mark>40</mark> b9	
0x0000a5f4	4	62070071	SU
0x0000a5f8	3	a1010054	b.
0x0000a5f		e30f <mark>44</mark> b2	or
0x0000a600	9	26410011	ac
0x0000a604	4	86cf1fb8	st
0x0000a608	3	29010151	SU
0x0000a600		ce247db3	bf
0x0000a610	9	ef040010	ac
0x0000a614	4	c63d0029	st
0x0000a618	3	ef87 <mark>45</mark> f9	
0x0000a610		aff9 <mark>ff</mark> b4	cb
0x0000a620	9	00ffff17	b
[xAdvc]0 (	9% 160	BRANCH.EXE	.B4ĐA06
; x86.00	9401090	):	
0x0000a6ad	C	fb031f <mark>6b</mark>	ne
0x0000a6b0	9	02008052	mc
0x0000a6b4	4	9d4740b8	
0x0000a6b8	8	894740b8	
0x0000a6b		2e257db3	bf
0x0000a6c0	9	cf414029	
0x0000a6c4	4	ef0109 <mark>4b</mark>	SU
0x0000a6c8	8	4f000035	cb
0x0000a6c	0	00021fd6	br
0x0000a6d0	Э	e6fd <mark>ff</mark> 97	bl
0x0000a6d4	4	20021fd6	br



5B11F6FC8Đ0BA6ĐB6429826FF51.4F


```
w29, [x28, -4]!
ov w29, w28
  w27, [x29, 8]
ubs w2, w27, 1
   0xa62c
 r x3, xzr, 0xf000000000000000
d w6, w9, 0 \times 10
  w6, [x28, -4]!
b w9, w9, 0x40
  x14, x6, 3, 0xa
  x15, sym.x86.00401090
  w6, w15, [x14]
  x15, [sp, 0xb08]
  x15, sym.x86.00401040
 0xa220
GB11F6FC8D0BA6DB6429826FF51.4F
egs w27, wzr
```

```
ovz w2, 0
dr w29, [x28], 4
dr w9, [x28], 4
fi x14, x9, 3, 0xa
dp w15, w16, [x14]
ub w15, w15, w9
bnz w15, 0xa6d0
r x16
l 0x9e68
r x17
```



# Example of code coverage measure

## Uses BRANCH.EXE.\*.\*.mp.1.jc of <u>sample program</u> for the demonstration





## Address pairs (RVA to image base)

S	(	x8(	5,	arı	n):			
1	8							
5	0							
b	8							
e	8							
a	С							
e	8							
4	8	Dad	200	4 v	26	RV	Δς	
-		as	<b>5</b> 50	ЧЛ	00			
C,	4							
0(	9							



# Notes about code coverage measurement

Function coverage can be obtained, but branch coverage can be partially obtained

- because some branch instructions, such as jmp, do not end translation unit in some case (like previous example)
- This method has non-invasive feature
- Binary instrumentation is not needed



**@BLACKHATEVENT**